

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/731,341	12/09/2003	Brian Allan Floyd	YOR920030585US1 3541		
7590 11/17/2006 Ryan, Mason & Lewis, LLP			EXAMINER NGUYEN, KHANH V		
,		•	2817		
			DATE MAILED: 11/17/2006	DATE MAILED: 11/17/2006	

Please find below and/or attached an Office communication concerning this application or proceeding.

		Applicati	on No	Annline n4/n)				
Office Action Summers		Applicati	on No.	Applicant(s)				
		10/731,3		FLOYD, BRIAN ALLAN				
	Office Action Summary	Examine		Art Unit				
		Khanh V.		2817				
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply								
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).								
Status								
1) 🂢	Responsive to communication(s) filed on 06	Sentember	2006					
	This action is FINAL . 2b)⊠ This action is non-final.							
·								
٧,۵	closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.							
Disposition of Claims								
	Claim(s) 1-4,6-16 and 18-20 is/are pending in the application.							
	4a) Of the above claim(s) is/are withdrawn from consideration.							
·	5) Claim(s) is/are allowed.							
	5)⊠ Claim(s) <u>1-4,6-16 and 18-20</u> is/are rejected.							
	Claim(s) is/are objected to.							
8)[_	Claim(s) are subject to restriction and	d/or election r	equirement.					
Applicati	on Papers							
9) 🗌 🤈	The specification is objected to by the Exami	iner.						
	10)⊠ The drawing(s) filed on <u>09 December 2003</u> is/are: a)⊠ accepted or b)□ objected to by the Examiner.							
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).								
	Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).							
11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.								
Priority u	inder 35 U.S.C. § 119							
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 								
2) 🔲 Notic 3) 🔲 Inforr	t(s) e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948) nation Disclosure Statement(s) (PTO/SB/08) r No(s)/Mail Date		4) Interview Summary Paper No(s)/Mail D 5) Notice of Informal F 6) Other:	ate				

Application/Control Number: 10/731,341

Art Unit: 2817

5

DETAILED ACTION

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 1-4, 6-16, 18-20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Tang et al. (IEEE, "A 1.2 V, 1.8 GHz CMOS two-stage LNA with common-gate amplifier as an input stage", published on 21-24 Oct, 2003), which is already cited in the Prior Office Actions, hereafter called PUBLICATION in view of Huang (Publication 200300330494).

Regarding claims 1, 20, the differences between PUBLICATION (Fig. 4) and claimed invention are PUBLICATION utilizes common-gate transistor (FET) and a matching circuit comprising a series transmission line and a shunt-stub. Publication (Figs. 4 and 6) discloses a common-gate input transistor (Mg) can be read as a first amplifying stage, wherein it is well known in the art that bipolar transistor and field effect transistor (FET) can be used interchangeably and replacing one for another would have been obvious to a person having ordinary skill in the art; transistors (M1, M2) can be read as a second stage cascode transistor pair; and input, output and inter-stage matching networks as shown.

Application/Control Number: 10/731,341

Art Unit: 2817

Huang (Figs. 2 and 5) discloses a low noise amplifier comprising: an input stage matching circuit (11) including a transmission line (161) and an inductor (162), which can be read as a shunt-stub, see Fig. 5 which show a schematic of a matching circuit (11).

PUBLICATION and Huang are analogous art because they are from the same field of endeavor, namely LNA having matching networks. Accordingly, it would have been obvious in view of the reference, taken as a whole, to have modified the circuit of PUBLICATION to have included an input matching network, as taught by Huang. Such a modification is merely replacing one matching circuit for another and would have been obvious to a person having ordinary skill in the art, since the main purpose of a matching circuit is providing matching between stages, thereby suggesting the obviousness of such a modification.

Regarding claim 2, PUBLICATION, wherein block coupled to the source of transistor (Mg) can be read as an input matching network.

Regarding claim 3, PUBLICATION, wherein components connected between the drain of transistor (Mg) and the gate of transistor (M1) can be read as an inter-stage matching network.

Regarding claim 4, PUBLICATION, wherein components connected between the drain of transistor (M2) and the output (RFout) can be read as an output matching network.

Regarding claims 6-9, wherein amplifier of the PUBLICATION is a low noise amplifier (LNA); LNA as well known in the art is often implemented using compound

semiconductor technologies which can be one of the technologies claimed, due to noise and frequency consideration; wherein millimeter-wave communication receiver as well known in the art typically includes a LNA.

Regarding claim 10, wherein LNA of the PUBLICATION is a unilateral amplifier since the signal is flowing from input to output. Note, applicant stated "amplifier can be either LNA and/may be a unilateral amplifier", since PUBLICATION implemented LNA, there is no reason why it cannot be a unilateral amplifier.

Regarding claim 11, wherein current associated with the second stage cascode transistor pair can be changed/adjustable by vary component value in the stage or based on bias voltge (Vbias).

Regarding claims 12, 13, 18, see Rejected claims 1, 6-9 combined.

Regarding claim 14, PUBLICATION, wherein block coupled to the source of transistor (Mg) can be read as an input matching network.

Regarding claim 15, PUBLICATION, wherein components connected between the drain of transistor (Mg) and the gate of transistor (M1) can be read as an inter-stage matching network.

Regarding claim 16, PUBLICATION, wherein components connected between the drain of transistor (M2) and the output (RFout) can be read as an output matching network.

Regarding claim 19, please see Rejected claims 1, 6-9 combined.

Application/Control Number: 10/731,341

Art Unit: 2817

Conclusion

Page 5

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Khanh V. Nguyen whose telephone number is (571) 272-1767. The examiner can normally be reached from 8:00 AM - 3:30 PM EST.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Robert Pascal can be reached on (571) 272-1769. The fax phone numbers for the organization where this application or proceeding is assigned are (703) 872-9306 for regular communications and (703) 872-9306 for After Final communications.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

KHANH VAN NGUYEN PRIMARY EXAMINER

Xhauhlantquyel

Art Unit: 2817